

# An FPGA Grounded Hardware Accelerator aimed at Traffic Sign Detection: A Review

<sup>1</sup>G.A.D.V.Prasad, <sup>2</sup>G. Srikala, <sup>3</sup>B. Kalesh and <sup>4</sup>S. Kumar

<sup>1,2</sup>U.G. Students, Department of ECE, ACOE, Surampalem, A.P. India

<sup>3</sup>Asstt. Professor Department of ECE, ACOE, Surampalem, A.P. India

<sup>4</sup>Accendere Knowledge Management Services Pvt. Ltd., CL Educate Ltd., New Delhi, India

<sup>1</sup>[gajaydvp7799@gmail.com](mailto:gajaydvp7799@gmail.com)

<sup>2</sup>[srikalagodavarthi@gmail.com](mailto:srikalagodavarthi@gmail.com)

<sup>3</sup>[kalesh.busa@gmail.com](mailto:kalesh.busa@gmail.com)

<sup>4</sup>[sanjeevjuet@gmail.com](mailto:sanjeevjuet@gmail.com)

**Abstract**— Traffic sign detection displays a significant part in some everyday applications, such as smart driver support systems & highway inventory managing. For these road traffic symbol recognition, we need to perform present processing designed for forward-facing view audiovisual from affecting automobile or off-line dispensation for highway pictures from the database. We recommend several novel ideas, including A,)shared image storage; B) rearranged numerical operations; C)fast image block integration, and D)adaptive workload distribution. The upcoming plan is estimated on a Xilinx ZC706 board.

**Keywords**— Accelerator, advanced driver information systems, cascade classier, energy efficiency, FPGA

## I. INTRODUCTION

Traffic symbol recognition is very useful to control our traffic. Traffic sign detection is used in smart driver support systems & high way inventory managing. For these road traffic symbol recognition, we need to perform present processing designed for forward-facing view audiovisual from affecting automobile or off-line dispensation for high way pictures from the database. The advances in traffic sign detection can be made utilizing deep neural networks in addition to convolutional neural networks in literature different numerous algorithms are proposed that include cascade classifiers, support vector machine, and so on. In many practical applications, state-of-the-art methods offer maximum recognition accuracy.

Development an only copy through 48 X 48 pixels we require 6G floating-point operations, for that, a multi-column DNN is skilled for traffic organization of deep neural networks. For good outcomes, dissimilar rmethods in areas like control theory, color segmentation, neural networks, and so on are used. With the use of analog CAD tools, the design cost may increase. The shield is just the change between your upload and transfer ideals. Let's say you have 100 GB of upload and 10 GB of transfer. The shield is just how much you're able to transfer before the fraction is 1.0 once more.

By facilitating fast traffic sign detection, we need to design some hardware accelerators. These accelerators are implemented by various hardware stages, together with field-programmable gatearray, digital signal processor, system-on-chip, central processing unit, graphics processing unit, etc., The higher programmed traffic symbol graphing structure described newly. For enlightening the security and suitability of drivers, the intelligent transport systems have played a significant role. By traffic sign detection & recognition program, we can calculate the speed of the vehicles. It remained advanced created Visual Studio and Open CV library. Traffic symbol detection is destined for the particular localization of traffic symbols in the image space. In computer vision technology, one of the important applications is object detection. Several dissimilar object recognition applications have established and used in our day-to-day life. One good example is the ADAS(Advanced Driver Assistance System). ADAS worn as pedestrian detection traffic symbol detection, and so on. Color-based, feature-based and shape-based procedures are the three types of approaches that are used in object detection. Shape-based & color-based methods are practical to notice objects using their shape and color information. The traffic sign detection process involves mainly two stages, detection of sign in an image or video stream and subsequent classification of the signs. Road symbols, together with stop symbols, are designed to switch the road traffic flow to safeguard of people.

## II. LITERATURE REVIEW

The strategy for a DCS is presented for use by an accelerator operative [1]. It proposes a technique for the perception of traffic symbols by image study. Classification and Detection are the two leading parts of the procedure. All the procedures are able to

accomplish in present with a pc and pipeline image dispensation board [2]. It defines a machine learning method for photo graphic purpose finding which is accomplished in processing image arises quickly then realizing high recognition rates. It presents a method for object finding which minimizes calculation time which reaching high recognition accuracy. The method was to design a face recognition system that is around 15 times quicker than any previous method [3]. It defines the recognition and organization of traffic symbols in surroundings. It suggests a novel method on behalf of defining the outlines of traffic symbols based on the ability of SVM (support vector machines). The information providers such as traffic symbols on roads are very significant for the security of drivers [4]. It describes the operation of a traffic symbol recognition system on the CPU [5]. It shows that a break symbols recognition method that is able to make by using basic integral maps and 4-bin HOG. It also shows that the stop recognition system is appropriate for FPGA implemented [6]. This research presents a new method for the classification and acknowledgement of traffic symbols. Proposes an ECOC plan over a jungle of optional tree assemblies that are embedded in the ECOC matrix [7-10]. It proposes a technique for the structure of a cascaded traffic symbol detector. It proposes a reproductive learning way for making the traffic symbol detector. In this method, it takes an account of several factors of colour changes such as reflection, shadow, and discoloration as well as the influences of texture& shape variations [8]. It proposes a strategy flow challenges existing blocks of today's system-level plan developments. Proposes the plan and operation of an automotive traffic symbol recognition. Proposes the workload generator units for modular hardware accelerator [10]. In this paper, traditional approaches of computer idea and machine knowledge cannot match human presentation on tasks such as the recognition of handwritten numerals or traffic symbols [11-18]. It provides a review of the traffic symbol recognition writings, describing the recognition system for traffic symbol recognition for motorist support assist. And also, it provides an outline of the state of symbol detection. Proposes a colour change those dealings the distance in the color space of each pixel to a set of situation colors to progress the detection of traffic symbols in panoramic pictures [13]. The plan and CPU implementation of a classification that notices and identifies traffic signs present in a duplicate. Develops a real ATSR system using an effective procedure coded in open CV and applied on a DSP [19-22]. It presents a present application of the speeded-up robust feature's procedure on behalf of traffic symbol recognition on the XILINX KC705 stage [21-23]. This paper defines architectural optimizations on behalf of an HEVC audiovisual translator chip [16]. Researchers considered and made a compatible, reconfigurable fabric to quicken Large-scale software services [17]. Proposes and made a package for speed edge traffic symbols recognition [18]. Presents a new well-organized traffic sign detection network called ENet and traffic sign detection network called EmdNet [24-25].

III. METHODOLOGY

➤ Overall System Architecture

The organization is collected of four main mechanisms: a CPU, external dynamic RAM, a recognition accelerator, and direct memory access as shown in below Fig1:




Fig 1: Complete construction of the planned traffic symbol detection system.

Overall system architecture, the direct memory access, CPU and detection accelerator are connected and are all Xilinx SOC marks. To minimalism the simplify controlling logic and external memory access, a flooding style is considered to instrument the future road traffic symbol recognition accelerator. It covers four main function units

- Image integration & scaling:

Image scaling mentions the resizing of a digital image. In audiovisual technology, the enlargement of digital substantial is known as up scaling or resolution enhancement. Modular integration where different parts in a module tend very together.


- Image cropping:

Cropping is the deletion of unwanted outer areas from a photographic or proved image. The process usually contains the deletion of some of the peripheral areas of an image to eliminate minor trash from the picture.

- Classification:

Classification is a procedure related to category, the process in which ideas and objects are recognized, separated and understood. From Fig 1

**Classification**



- Images block integration.

The image block integration part syndicates the entire block addresses to regulate the traffic symbol positions with the 3-D locations with the most noticed image blocks.

➤ **Workload Variation:**

The most serious module of our projected recognition accelerator is the classification module. The cascade classifiers for highway traffic symbol recognition contain three stages. In these three steps of cascade classifiers for road traffic symbol recognition. Orange and blue wedges are handled by the first dispensation unit and second dispensation unit. And third step classifier is applied through four parallel dispensationelementto procedure adjust image wedges. The word cascade in the classifier name means that the subsequent classifier contains several simpler stages that are practical subsequently to a section of interests until at some stage the candidate is banned or all the stages are passed. To second-stage classifier, to report the spatial dissimilarity issue, we suggest an adaptive distribution organization, as shown in Fig 2.




Fig 2: Adaptive distribution aimed at workload equilibrium (a) deprived of adaptive distribution and (b) through adaptive spreading.

➤ **Traffic sign detection system:**

The below Fig 3 displays the outline of the high way symbol detection and recognition system:




Fig 3: Outline of the road symbol recognition and detection system, involving a computer, a display, and a camera

➤ **Hardware implementation:**

The hardware implementation further implements four new ideas by the hardware level.

- **Feature mining with the reorganized arithmetical operation:**

. Many matching pixels might be used through feature abstraction intended for these image wedges. The conventional method computes the two structures autonomously and the compulsory mathematical actions are present in the Table1:

TABLE 1  
NUMERICAL OPERATIONS FOR FEATURE MINING

S.No:	Before rearrangement	After rearrangement
00	READ G, H	READ G, H
01	MID0=G.H	MID0=G.H
02	READ E, F	READ E, F
03	MID1 = E.F	MID1 = E.F
04	READ C, D	READ C, D
05	MID3 = A.B	MID3 = K.L
06	MID0-2*MID1+2*MID2-MID3	READ A, B
07	READ E, F	MID4 = A.B
08	MID4 = E.F	MID0-2*MID1-2*MID2-MID4
09	READ K, L	READ I, J
10	MID5 = K.L	MID5 = I-J
11	READ A, B	MID1-2*MID3+2*MID2-MID4
12	MID6 = A.B	
13	READ I, J	
14	MID7 = I-J	
15	MID4-2*MID5+2*MID6-MID7	

Normal statistics of processes and memory entre compulsory through the first-stage classifiers used for individually image block shows the regular number of processes and memory entree compulsory through the first-stage classifier meant for the picture shown as Fig 4:




Fig. 4. Circuit construction for our planned feature mining arrangement with reorganized numerical procedures

• **Data Buffer through Collective Image Storage:**

One image block takes 32X32=1k pixels then individually pixel remains characterized through 1 byte, we necessity toward transference 1KB information used for individually image wedge. A data buffer is an area of physical memory storage used for the time being store data while it is being stimulated from one place to another. Naturally, the data is stored in a buffer as it is regained from an input device or just before it is sent to an output device. The Table-2 associates the mandatory data transmission for the image. The planned shared image storage decreases the quantity of relocated data through 2.40 times done the conservative non shared loading structure.

TABLE 2  
MANDATORY DATA TRANSFER FOR DISSIMILAR STORAGE SCHEMES

Data transfer with non-shared storage	Data transfer with shared storage
409,600 Bytes	171,008 Bytes




Fig 5: Circuit construction for projected collective image storage




Fig 6: Circuit building for projected adaptive load distribution.

The above two figures (Fig 5 & Fig 6) show that the Circuit construction aimed at our planned common image storage and the construction designed for our planned adaptive assignment circulation.

**Adaptive Workload Distribution:**

Hardware-level was realized with a regulator component that energetically allocates the image blocks near the suitable processing element. From the fig: the planned control module is collected of four main mechanisms. (1). Multiplexer, (2). Priority Comparator, (3). Fast Image Block Integration,(4). Two buffer trackers.

1. A multiplexer:

A multiplexer is also recognized as a data chooser, is a method that chooses between some analogy are onwards it neara single output mark. In this 2<sup>n</sup> inputs has n select lines, which remain used to hand-picked which input line to send the output. It is shown in Fig 7:




Fig 7: A multiplexer

2. A priority comparator:

A comparator, which associates the two inputs that are practical to it and produces an output. The output value of the comparator specifies which of the inputs is greater or lesser.

3. Two buffer trackers:

Buffer is just the difference between your upload and download values. Let's say you have 100 GB of upload and 10 GB of download. Buffer is just how much you're able to download before the ratio is 1.0 again.

4. Fast Image Block Integration:

It supplies these discourses in 2-D double array IPOS, takes the dimensions as scaled image. Originally, the basics of IPOS stand usual to 0.Afterapicture block comprising road traffic symbol remains noticed, the corresponding section of IPOS is fixed to "1".Laterentirely picture wedges are dealing with, mixing element permits IPOS over formerly spread over a beginning purpose.

$$I_{PIN} = f_{TH} (I_{POS} * I_{FILTER}) \tag{1}$$

IV. RESULTS

Firstly, we associate the routine of a processor-based software application a graphical processor unit-based software application then our projected FPGA based accelerator.




Fig 8. Circuit building for planned image block combination

Table 3 shows the resource utilization aimed at FPGA-based hardware accelerator design. For the design purpose registers are very important components. It shows the numbers of components are used in the specific design.

Table 3: Resource utilization aimed at FPGA-based hardware accelerator

	Slice Registers	Slice LUT	BLOCK RAMs (KB)
TOTAL RESOURCE	437,200	218,600	2.180
UTILIZATION	47.78%	57.85%	64.03%



Fig 9: Traffic signs for detection

It is defined as pixel-level quantity standardized to present hardware properties, including Block RAMs, slice LUTs, and slice registers, presented through the Xilinx ZC706 evaluation. Popular additional disputes, the standardized quantity is considered as

$$Throughput = X \min \left( \frac{Register_{Board}}{Register_{Design}}, \frac{LUT_{Board}}{LUT_{Design}}, \frac{BRAM_{Board}}{BRAM_{Design}} \right)$$

Where, lookup table Plan, register Project, and Block RAM Strategy signify the properties cast off through the plan, LUT Sheet, Register Board, & BRAM Board signify the properties presented through the Xilinx ZC706.

VI. CONCLUSIONS

From this research, we suggest an FPGA grounded hardware accelerator aimed at traffic sign detection. To accomplish great amount & short energy ingesting, we integrate 4 new concept shoed on our planned strategy, together with A) shared image storage; B) rearranged numerical operation; C) fast image block integration and D) adaptive workload distribution. The planned accelerator remains executed and assessed through a Xilinx ZC706. The planned project is associated in contradiction of the based on central processing unit and graphical processing unit software applications and extra FPGA grounded hardware accelerators near establish its higher presentation in positions of amount and energy ingesting. We will additional mix the suggested FPGA grounded accelerator with other modules such as forward-facing sight camera, audio visual translating organization.

REFERENCES

- [1] Tilbrook, I. (1989, March). A digital control system for the accelerator operator-host computer interface. In *Proceedings of the 1989 IEEE Particle Accelerator Conference*, 'Accelerator Science and Technology' (pp. 1672-1674). IEEE.
- [2] De La Escalera, Arturo, Luis E. Moreno, Miguel Angel Salichs, and José María Armengol. "Road traffic sign detection and classification." *IEEE transactions on industrial electronics* 44, no. 6 (1997): 848-859.
- [3] Viola, Paul, and Michael Jones. "Rapid object detection using a boosted cascade of simple features." In *Proceedings of the 2001 IEEE computer society conference on computer vision and pattern recognition. CVPR 2001*, vol. 1, pp. I-I. IEEE, 2001.
- [4] Lafuente-Arroyo, Sergio, Pedro Gil-Jimenez, R. Maldonado-Bascon, Francisco López-Ferreras, and Saturnino Maldonado-Bascon. "Traffic sign shape classification evaluation I: SVM using distance to borders." In *IEEE Proceedings. Intelligent Vehicles Symposium, 2005.*, pp. 557-562. IEEE, 2005.
- [5] Ach, R., N. Luth, and A. Techmer. "Real-time detection of traffic signs on a multi-core processor." *2008 IEEE Intelligent Vehicles Symposium*. IEEE, 2008.
- [6] Cao, Tam Phuong, and Guang Deng. "Real-time vision-based stop sign detection system on FPGA." In *2008 Digital Image Computing: Techniques and Applications*, pp. 465-471. IEEE, 2008.
- [7] Baró, Xavier, Sergio Escalera, Jordi Vitrià, Oriol Pujol, and Petia Radeva. "Traffic sign recognition using evolutionary AdaBoost detection and forest-ECOC classification." *IEEE Transactions on Intelligent Transportation Systems* 10, no. 1 (2009): 113-126.
- [8] Doman, Keisuke, Daisuke Deguchi, Tomokazu Takahashi, Yoshito Mekada, Ichiro Ide, and Hiroshi Murase. "Construction of cascaded traffic sign detector using generative learning." In *2009 Fourth International Conference on Innovative Computing, Information and Control (ICONIC)*, pp. 889-892. IEEE, 2009.
- [9] Müller M, Braun A, Gerlach J, Rosenstiel W, Nienhüser D, Zöllner JM, Bringmann O. Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation. In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) 2010 Mar 8 (pp. 532-537). IEEE.
- [10] Hussin, Hanum Syahida, and Zaini Abdul Halim. "Design of workload generator for modular hardware accelerator." In *2011 IEEE International Conference on Computer Applications and Industrial Electronics (ICCAIE)*, pp. 138-143. IEEE, 2011.
- [11] Ciregan, Dan, Ueli Meier, and Jürgen Schmidhuber. "Multi-column deep neural networks for image classification." In *2012 IEEE conference on computer vision and pattern recognition*, pp. 3642-3649. IEEE, 2012.
- [12] Mogelmose A, Trivedi MM, Moeslund TB. Vision-based traffic sign detection and analysis for intelligent driver assistance systems: Perspectives and surveys. *IEEE Transactions on Intelligent Transportation Systems*. 2012 Oct 19;13(4):1484-97.
- [13] Creusen, Ivo M., L. Hazelhoff, and P. H. N. de With. "Color transformation for improved traffic sign detection." In *2012 19th IEEE International Conference on Image Processing*, pp. 461-464. IEEE, 2012.
- [14] Ganapathi, Kishan, Venugopala Madumbu, Resmi Rajendran, and Sumam David. "Design and implementation of an automatic traffic sign recognition system on TI OMAP-L138." In *2013 IEEE international conference on industrial technology (ICIT)*, pp. 1104-1109. IEEE, 2013.
- [15] Zhao, J., Zhu, S., and Huang, X., 2013, September. Real-time traffic sign detection using SURF features on FPGA. In *2013 IEEE high-performance extreme computing conference (HPEC)* (pp. 1-6). IEEE.
- [16] Tikekar, M., Huang, C.T., Juvekar, C., Sze, V. and Chandrakasan, A.P., 2013. A 249-Mpixel/s HEVC video-decoder chip for 4K ultra-HD applications. *IEEE Journal of Solid-State Circuits*, 49(1), pp.61-72.
- [17] Putnam, Andrew, Adrian M. Caulfield, Eric S. Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh et al. "A reconfigurable fabric for accelerating large-scale datacenter services." In *2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)*, pp. 13-24. IEEE, 2014.
- [18] Do, Hung Ngoc, Minh-Thanh Vo, Huy Quoc Luong, An Hoang Nguyen, Kien Trang, and Ly TK Vu. "Speed limit traffic sign detection and recognition based on support vector machines." In *2017 International Conference on Advanced Technologies for Communications (ATC)*, pp. 274-278. IEEE, 2017.
- [19] Bangquan X, Xiong WX. Real-time embedded traffic sign recognition using an efficient convolutional neural network. *IEEE Access*. 2019 Apr 24;7:53330-46.
- [20] Singh, Mahesh, Durgesh Nandan, and Sanjeev Kumar. "Statistical Analysis of Lower and Raised Pitch Voice Signal and Its Efficiency Calculation." *Traitement du Signal* 36, no. 5 (2019): 455-461.
- [21] Kumar, Sanjeev, Ravi Kumar, and Rajesh Kumar Vishwakarma. "A Circular Disc Microstrip Antenna with Dual Notch Band for GSM/Bluetooth and Extended UWB Applications." *International Journal of Engineering & Technology* 7, no. 2.16 (2018): 11-18.
- [22] Kumar, S. "A multiple band-notched monopole antenna with incorporated GSM and UWB for wireless applications." *Inter. J. Adv. Sci. Technol* 28, no. 16 (2019): 362-378.
- [23] Nandan, Durgesh, Jitendra Kanungo, and Anurag Mahajan. "An error-efficient Gaussian filter for image processing by using the expanded operand decomposition logarithm multiplication." *Journal of ambient intelligence and humanized computing* (2018): 1-8.
- [24] Kumar, Sanjeev, Rajesh Kumar Vishwakarma, Ravi Kumar, and Devesh Sharma. "A compact printed monopole antenna with symmetrical i and rectangular shaped slots for bluetooth/WLAN/WIMAX applications." In *2017 International Conference on Information, Communication, Instrumentation and Control (ICICIC)*, pp. 1-5. IEEE, 2017.
- [25] Kumar, Sanjeev, Ravi Kumar, and Rajesh Kumar Vishwakarma. "Microstrip fed highly compact Bluetooth integrated wideband antenna for wireless application." *International Journal of Electronics Letters* 7, no. 2 (2019): 166-181.